From post

An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration.

, , , , и . DATE, стр. 878-883. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Multistandard FEC Decoders for Wireless Devices., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (3): 284-288 (2008)Power-efficient layered turbo decoder processor., , , , , , и . DATE, стр. 246-251. IEEE Computer Society, (2001)Bringing communication networks on a chip: test and verification implications., , , и . IEEE Communications Magazine, 41 (9): 74-81 (2003)An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration., , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (1): 4-17 (2005)An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration., , , , и . DATE, стр. 878-883. IEEE Computer Society, (2004)A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification., , , , , и . DATE, стр. 1182-1187. IEEE Computer Society, (2005)Guaranteeing the Quality of Services in Networks on Chip., , , , , , , и . Networks on Chip, Kluwer / Springer, (2003)A Scalable Architecture for LDPC Decodin., , , , и . DATE, стр. 88-95. IEEE Computer Society, (2004)Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip., , , , , , и . DATE, стр. 10350-10355. IEEE Computer Society, (2003)Æthereal Network on Chip: Concepts, Architectures, and Implementations., , и . IEEE Des. Test Comput., 22 (5): 414-421 (2005)