( en | de | ru )

 

Disambiguation of "Shin, Dongsuk"

Author of the publication

copydeleteadd this publication to your clipboard
A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology.

, , , , , , , , , , , , , , , , , , , , , and . ISSCC, page 282-283. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dong-Shin Shin

Jeonghun Shin

Kirche als Weltforum: zum Dialogverständnis in kirchlichen Dokumenten seit dem Zweiten Vatikanischen Konzil. Uni München, (2009)

Hyeseon Shin

Koo Cheul Shin

Hwa-Ja Shin

 

Other publications of authors with the same name

A 0.17-1.4GHz low-jitter all digital DLL with TDC-based DCC using pulse width detection scheme., , , , , and . ESSCIRC, page 82-85. IEEE, (2008)A Fast-lock Synchronous Multi-phase Clock Generator based on a Time-to-digital Converter., , , , and . ISCAS, page 1-4. IEEE, (2009)Bandwidth-aware DRAM page migration for heterogeneous mobile memory systems., and . ICCE, page 1-5. IEEE, (2018)A Low-Jitter Open-Loop All-Digital Clock Generator with 2 Cycle Lock-Time., , , , and . CICC, page 369-372. IEEE, (2007)2.4 A 7nm High-Performance and Energy-Efficient Mobile Application Processor with Tri-Cluster CPUs and a Sparsity-Aware NPU., , , , , , , , , and 3 other author(s). ISSCC, page 48-50. IEEE, (2020)Frequency-independent fast-lock register-controlled DLL with wide-range duty cycle adjuster., , , and . SoCC, page 79-82. IEEE, (2010)A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology., , , , , , , , , and 12 other author(s). ISSCC, page 282-283. IEEE, (2008)A 7ps-Jitter 0.053mm2 Fast-Lock ADDLL with Wide-Range and High-Resolution All-Digital DCC., , , , , and . ISSCC, page 184-595. IEEE, (2007)A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time., , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (10): 1461-1469 (2009)High Quality Factor Mode Ordered Dual Foucault Pendulum Gyroscope., , , , , , , , and . IEEE SENSORS, page 1-4. IEEE, (2018)