( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Low cost permanent fault detection using ultra-reduced instruction set co-processors.

, , и . DATE, стр. 933-938. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Neil Garg

Siddharth Kaza

Siddharth Nanguneri

Siddharth Hegde

Siddharth Ray

 

Другие публикации лиц с тем же именем

Impact of manufacturing process variations on performance and thermal characteristics of 3D ICs: Emerging challenges and new solutions., , и . ISCAS, стр. 541-544. IEEE, (2013)Analysis and evaluation of greedy thread swapping based dynamic power management for MPSoC platforms., , , и . ISQED, стр. 617-624. IEEE, (2012)Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective., , , и . DAC, стр. 818-821. ACM, (2009)EmPower: FPGA based emulation of dynamic power management algorithms for multi-core systems on chip (abstract only)., , , и . FPGA, стр. 266. ACM, (2012)TrojanZero: Switching Activity-Aware Design of Undetectable Hardware Trojans with Zero Power and Area Footprint., , , , , , и . CoRR, (2018)System-level process variability analysis and mitigation for 3D MPSoCs., и . DATE, стр. 604-609. IEEE, (2009)Robust heterogeneous data center design: a principled approach., , и . SIGMETRICS Perform. Evaluation Rev., 39 (3): 28-30 (2011)Computing in the Dark Silicon Era: Current Trends and Research Challenges., и . IEEE Des. Test, 34 (2): 8-23 (2017)Fairness via In-Processing in the Over-parameterized Regime: A Cautionary Tale with MinDiff Loss., , , , , и . Trans. Mach. Learn. Res., (2023)Process-Driven Variability Analysis of Single and Multiple Voltage-Frequency Island Latency-Constrained Systems., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (5): 893-905 (2008)