( en | de | ru )

 

Disambiguation of "Al-Khalili, Dhamin"

Author of the publication

copydeleteadd this publication to your clipboard
Hardware optimized direct digital frequency synthesizer architecture with 60 dBc spectral purity.

, and . ISCAS (5), page 361-364. IEEE, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Arzhang Khalili

Hadji Khalili

Farshid Khalili

Ehsanollah Khalili

Abbass Khalili

 

Other publications of authors with the same name

Efficient FPGA implementation of complex multipliers using the logarithmic number system., , and . ISCAS, page 3154-3157. IEEE, (2008)Efficient Realization of BCD Multipliers Using FPGAs., , , and . Int. J. Reconfigurable Comput., (2017)Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs., , and . Int. J. Reconfigurable Comput., (2009)Simultaneous adaptive wire adjustment and local topology modification for tuning a bounded-skew clock tree., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (10): 1637-1643 (2005)Delay analysis of CMOS gates using modified logical effort model., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (6): 937-947 (2005)Behavioural synthesis of low power floating point CORDIC processors., and . ICECS, page 506-509. IEEE, (2000)Energy delay analysis of partial product reduction methods for parallel multiplier implementation., , and . ISLPED, page 201-204. IEEE, (1996)Cell stack length using an enhanced logical effort model for a library-free paradigm., and . ICECS, page 703-706. IEEE, (2011)An algorithm for polygon conversion to boxes for VLSI layouts., , and . Integr., 6 (3): 291-308 (1988)Optimised realisations of large integer multipliers and squarers using embedded blocks., , , and . IET Comput. Digit. Tech., 1 (1): 9-16 (2007)