Author of the publication

ASM: An Adaptive Secure Multicore for Co-located Mutually Distrusting Processes.

, , , and . ACM Trans. Archit. Code Optim., 20 (3): 32:1-32:24 (September 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Thread Relocation: A Runtime Architecture for Tolerating Hard Errors in Chip Multiprocessors., and . IEEE Trans. Computers, 59 (5): 651-665 (2010)IRONHIDE: A Secure Multicore Architecture that Leverages Hardware Isolation Against Microarchitecture State Attacks., and . CoRR, (2019)MARTHA: architecture for control and emulation of power electronics and smart grid systems., , , and . DATE, page 519-524. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Accelerating Synchronization Using Moving Compute to Data Model at 1, 000-core Multicore Scale., , , and . ACM Trans. Archit. Code Optim., 16 (1): 4:1-4:27 (2019)Guest Editors Introduction: Special Section on Emerging Technologies in Computer Design., and . IEEE Trans. Emerg. Top. Comput., 7 (2): 242-243 (2019)Bilinear Map Based One-Time Signature Scheme with Secret Key Exposure., , , , and . IACR Cryptol. ePrint Arch., (2021)Toward Holistic Soft-Error-Resilient Shared-Memory Multicores., and . Computer, 46 (10): 56-64 (2013)Towards Real-Time Temporal Graph Learning., , , , , and . ICCD, page 263-271. IEEE, (2022)Towards Sparsification of Graph Neural Networks., , , , , , and . ICCD, page 272-279. IEEE, (2022)MultiCon: An Efficient Timing-based Side Channel Attack on Shared Memory Multicores., and . ICCD, page 97-104. IEEE, (2022)