( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Intelligent cameras and embedded reconfigurable computing: a case-study on motion detection.

, , , , и . SoC, стр. 1-4. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Stefano Deledda

Antonio Accardi

Antonio Bergua

Antonio Pinto

Antonio Dell'Aquila

 

Другие публикации лиц с тем же именем

An Interconnect Strategy for a Heterogeneous, Reconfigurable SoC., , , , , , , , , и 2 other автор(ы). IEEE Des. Test Comput., 25 (5): 442-451 (2008)A multi-core signal processor for heterogeneous reconfigurable computing., , , , , , , , , и 3 other автор(ы). SoC, стр. 106-109. IEEE, (2009)XiSystem: a XiRisc-based SoC with reconfigurable IO module., , , , , , , , , и 2 other автор(ы). IEEE J. Solid State Circuits, 41 (1): 85-96 (2006)A stream register file unit for reconfigurable processors., , , , , , и . ISCAS, IEEE, (2006)Design and implementation of a reconfigurable heterogeneous multiprocessor SoC., , , , , , , и . CICC, стр. 93-96. IEEE, (2006)A dynamically adaptive DSP for heterogeneous reconfigurable platforms., , , , , , , , и . DATE, стр. 9-14. EDA Consortium, San Jose, CA, USA, (2007)Intelligent cameras and embedded reconfigurable computing: a case-study on motion detection., , , , и . SoC, стр. 1-4. IEEE, (2007)A Cycle-Accurate ISS for a Dynamically Reconfigurable Processor Architecture., , , , , и . IPDPS, IEEE Computer Society, (2005)RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip., , , , , , , , , и 3 other автор(ы). SoC, стр. 110-113. IEEE, (2009)