Author of the publication

A hardware configurable self-organizing map for real-time color quantization.

, , , , and . ICECS, page 336-339. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

State-Space Simulation of Electric Arc Faults., , , and . IEEE Trans. Aerosp. Electron. Syst., 58 (3): 1650-1659 (2022)High performance scalable hardware SOM architecture for real-time vector quantization., , and . IPAS, page 256-261. IEEE, (2018)Scalable, dynamic and growing hardware self-organizing architecture for real-time vector quantization., , , , and . ICECS, page 1-4. IEEE, (2020)Cluster-Based Hybrid Reconfigurable Architecture for Auto-adaptive SoC., , and . ICECS, page 979-982. IEEE, (2007)A Multi-Application, Scalable and Adaptable Hardware SOM Architecture., , , , and . IJCNN, page 1-8. IEEE, (2019)Automated RTR Temporal Partitioning for Reconfigurable Embedded Real-Time System Design., , , and . IPDPS, page 178. IEEE Computer Society, (2003)VLSI Architecture and FPGA Implementation of a Hybrid Message-Embedded Self-Synchronizing Stream Cipher., , , , and . DELTA, page 386-389. IEEE Computer Society, (2008)Optimization of Motion Estimator for Run-Time-Reconfiguration Implementation., , and . IPDPS Workshops, volume 1800 of Lecture Notes in Computer Science, page 959-965. Springer, (2000)SIMD/restricted MIMD parallel architecture for Image Processing Based on a New Design of a Multi-mode Access Memory., , , and . PDPTA, page 567-570. CSREA Press, (1999)Linear array processors with multiple access modes memory for real-time image processing., , , , and . APCCAS (1), page 203-206. IEEE, (2002)