Author of the publication

A meta-model assisted coprocessor synthesis framework for compiler/architecture parameters customization.

, , , and . DATE, page 659-664. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

DeSpErate: Speeding-up design space exploration by using predictive simulation scheduling., , , and . DATE, page 1-4. European Design and Automation Association, (2014)Decision-theoretic exploration of multiProcessor platforms., , , and . CODES+ISSS, page 205-210. ACM, (2006)Fast system-level exploration of memory architectures driven by energy-delay metrics., , , and . ISCAS (4), page 502-505. IEEE, (2001)Multi-processor system-on-chip Design Space Exploration based on multi-level modeling techniques., , , and . ICSAMOS, page 118-124. IEEE, (2009)Exploration of Distributed Shared Memory Architectures for NoC-based Multiprocessors., , , and . ICSAMOS, page 144-151. IEEE, (2006)A Methodology for the Efficient Architectural Exploration of Energy-Delay Trade-offs for Embedded Systems., , , , , and . SAC, page 672-678. ACM, (2003)A monitoring system for NoCs., , and . NoCArc@MICRO, page 25-30. ACM, (2010)A framework for Compiler Level statistical analysis over customized VLIW architecture., , , , and . VLSI-SoC, page 124-129. IEEE, (2013)Power estimation of embedded systems: a hardware/software codesign approach., , , and . IEEE Trans. Very Large Scale Integr. Syst., 6 (2): 266-275 (1998)Power optimization of system-level address buses based on software profiling., , , and . CODES, page 29-33. ACM, (2000)