Author of the publication

A 14 nm FinFET 128 Mb SRAM With VMIN Enhancement Techniques for Low-Power Applications.

, , , , , , , , , , , , , , , , , , , and . J. Solid-State Circuits, 50 (1): 158-169 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An MDCT-domain audio denoising method with a block switching scheme., , , , and . IEEE Trans. Consumer Electronics, 59 (4): 818-824 (2013)Conversion of nearly monaural audio to 5.1-channel audio for portable multimedia devices., , , , and . ICCE, page 30-31. IEEE, (2015)An industrial perspective of power-aware reliable SoC design., , and . ASP-DAC, page 555-557. IEEE, (2008)Fast Exploration of Parameterized Bus Architecture for Communication-Centric SoC Design., , , , , and . DATE, page 352-357. IEEE Computer Society, (2004)13.2 A 14nm FinFET 128Mb 6T SRAM with VMIN-enhancement techniques for low-power applications., , , , , , , , , and 8 other author(s). ISSCC, page 232-233. IEEE, (2014)Single-channel speech enhancement based on non-negative matrix factorization and online noise adaptation., , , , and . INTERSPEECH, page 2130-2131. ISCA, (2014)SRAM on-chip monitoring methodology for high yield and energy efficient memory operation at near threshold voltage., , , , and . Integr., (2020)SRAM On-Chip Monitoring Methodology for Energy Efficient Memory Operation at Near Threshold Voltage., , , and . ISVLSI, page 146-151. IEEE, (2019)DTOC: integrating Deep-learning driven Timing Optimization into the state-of-the-art Commercial EDA tool., , , , and . DATE, page 1-6. IEEE, (2023)An Open-Loop Flow Control Scheme Based on the Accurate Global Information of On-Chip Communication., , , , , and . DATE, page 1244-1249. ACM, (2008)