( en | de | ru )

 

Disambiguation of "Goutis, Constantinos E."

Author of the publication

copydeleteadd this publication to your clipboard
A Partitioning Methodology for Accelerating Applications in Hybrid Reconfigurable Platforms.

, , , , and . DATE, page 247-252. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Constantinos Toulacis

Constantinos Neophytou

Constantinos Phanouriou

Constantinos Carathanassis

Constantinos Pavlou

 

Other publications of authors with the same name

A low-power and high-throughput implementation of the SHA-1 hash function., , , and . ISCAS (4), page 4086-4089. IEEE, (2005)Alternative Architectures for the 2-D DCT Algorithm., , , and . ISCAS, page 2156-2159. IEEE, (1995)Constraint optimization algorithms for digital image reconstruction from projections.. University of Southampton, UK, (1978)British Library, EThOS.A Partitioning Methodology for Accelerating Applications in Hybrid Reconfigurable Platforms, , , , and . CoRR, (2007)A Probabilistic Power Estimation Method for Combinational Circuits Under Real Gate Delay Model., , , and . VLSI Design, 12 (1): 69-79 (2001)A Framework for Data Partitioning for C++ Data-Intensive Applications., , , , , , and . Des. Autom. Embed. Syst., 9 (2): 101-121 (2004)Mapping DSP Applications to a High-Performance Reconfigurable Coarse-Grain Data-Path., , , , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 868-873. Springer, (2004)Novel techniques for bus power consumption reduction in realizations of sum-of-product computation., , , and . IEEE Trans. Very Large Scale Integr. Syst., 7 (4): 492-497 (1999)A fast and accurate delay dependent method for switching estimation of large combinational circuits., , , , and . J. Syst. Archit., 48 (4-5): 113-124 (2002)Combined Application of Data Transfer and Storage Optimizing Transformations and Subword Parallelism Exploitation for Power Consumption and Execution Time Reduction in VLIW Multimedia Processors., , , and . VLSI Signal Processing, 37 (1): 53-73 (2004)