( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Ultra Low-Energy SRAM Design for Smart Ubiquitous Sensors.

, , , , , и . IEEE Micro, 32 (5): 10-24 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Stefan Schwärzler

Graphische Modelle im natürlichsprachlichen Mensch-Maschine-Dialog. TU München, (2010)

Stefan Weiß

Deformation quantization of principal fibre bundles and classical gauge theories. Uni Freiburg, (2009)

Stefan Fröhlich

Modellbasierte Fehlererkennung und Diagnose in Echtzeit am Beispiel einer Brennstoffzelle. Uni Kassel, (2009)

Stefan Tripmaker

Verhältnis und Abgrenzung zwischen Steuerhinterziehung und Betrug. Bucerius Law School Hamburg, (2007)

Stefan Kutter

Molekularer Aufbau und Translokationsmechanismus des Cag-Typ-IV-Sekretionssystems von Helicobacter pylori. Uni München, (2009)
 

Другие публикации лиц с тем же именем

A 65 nm, 850 MHz, 256 kbit, 4.3 pJ/access, Ultra Low Leakage Power Memory Using Dynamic Cell Stability and a Dual Swing Data Link., , и . IEEE J. Solid State Circuits, 47 (7): 1784-1796 (2012)Ultra low power litho friendly local assist circuitry for variability resilient 8T SRAM., , , , , и . DATE, стр. 1042-1047. IEEE, (2012)STT-MRAM cell design with partial source line planes: improving the trade-off between area and series resistance., , , , , и . NVMSA, стр. 1-6. IEEE, (2015)Device circuit and technology co-optimisation for FinFET based 6T SRAM cells beyond N7., , , , , , , , , и 2 other автор(ы). ESSDERC, стр. 256-259. IEEE, (2017)Design-Technology Space Exploration for Energy Efficient AiMC-Based Inference Acceleration., , , , , , , и . ISCAS, стр. 1-5. IEEE, (2021)Mitigation of Sense Amplifier Degradation Using Skewed Design., , , , , и . DATE, стр. 1614-1617. IEEE, (2020)Hardware-Based Aging Mitigation Scheme for Memory Address Decoder., , , , , , и . ETS, стр. 1-6. IEEE, (2019)Demonstration of multilevel multiply accumulate operations for AiMC using engineered a-IGZO transistors-based 2T1C gain cell arrays., , , , , , , , и . IMW, стр. 1-4. IEEE, (2023)Embedded SRAM design in deep deep submicron technologies., , , , и . ESSCIRC, стр. 384-391. IEEE, (2007)Dedicated technology threshold voltage tuning for 6T SRAM beyond N7., , , , , , , , , и 1 other автор(ы). ICICDT, стр. 1-4. IEEE, (2017)