( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A heterogeneous many-core platform for experiments on scalable custom interconnects and management of fault and critical events, applied to many-process applications: Vol. II, 2012 technical report.

, , , , , , , , , , , и . CoRR, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ottorino Mazzetta

 

Другие публикации лиц с тем же именем

Distributed simulation of polychronous and plastic spiking neural networks: strong and weak scaling of a representative mini-application benchmark executed on a small-scale commodity cluster., , , , , , , , , и . CoRR, (2013)Design and implementation of a modular, low latency, fault-aware, FPGA-based network interface., , , , , , , , , и . ReConFig, стр. 1-6. IEEE, (2013)ASIP acceleration for virtual-to-physical address translation on RDMA-enabled FPGA-based network interfaces., , , , , , , , , и 2 other автор(ы). Future Gener. Comput. Syst., (2015)Towards EXtreme scale technologies and accelerators for euROhpc hw/Sw supercomputing applications for exascale: The TEXTAROSSA approach., , , , , , , , , и 46 other автор(ы). Microprocess. Microsystems, (ноября 2022)Architectural improvements and technological enhancements for the APEnet+ interconnect system., , , , , , , , , и 2 other автор(ы). CoRR, (2022)A hierarchical watchdog mechanism for systemic fault awareness on distributed systems., , , , , , , , , и . Future Gener. Comput. Syst., (2015)TEXTAROSSA: Towards EXtreme scale Technologies and Accelerators for euROhpc hw/Sw Supercomputing Applications for exascale., , , , , , , , , и 41 other автор(ы). DSD, стр. 286-294. IEEE, (2021)The Next Generation of Exascale-Class Systems: The ExaNeSt Project., , , , , , , , , и 8 other автор(ы). DSD, стр. 510-515. IEEE Computer Society, (2017)Dynamic many-process applications on many-tile embedded systems and HPC clusters: The EURETILE programming environment and execution platforms., , , , , , , , , и 11 other автор(ы). J. Syst. Archit., (2016)Next generation of Exascale-class systems: ExaNeSt project and the status of its interconnect and storage development., , , , , , , , , и 9 other автор(ы). Microprocess. Microsystems, (2018)