( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 25W SoC with Dual 2GHz Power Cores and Integrated Memory and I/O Subsystems.

, , , , , , , , , , , , , , , , , , , , , , , , , , , и . ISSCC, стр. 104-105. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kathleen Murray

Bernd Murray

Konstanze Murray

Merit Murray

Murray Spotnitz

 

Другие публикации лиц с тем же именем

A 25W SoC with Dual 2GHz Power Cores and Integrated Memory and I/O Subsystems., , , , , , , , , и 18 other автор(ы). ISSCC, стр. 104-105. IEEE, (2007)SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction., , , , , , , , и . IEEE J. Solid State Circuits, 40 (4): 895-901 (2005)A low-cost, 300-MHz, RISC CPU with attached media processor., , , , , , , , , и 12 other автор(ы). IEEE J. Solid State Circuits, 33 (11): 1829-1839 (1998)A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor., , , , , , , , , и 9 other автор(ы). IEEE J. Solid State Circuits, 31 (11): 1703-1714 (1996)Document Retrieval Based on Clustered Files.. Cornell University, USA, (1972)A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor., , , , , , , , , и 9 other автор(ы). Digit. Tech. J., (1997)A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply., , , , , , , , и . IEEE J. Solid State Circuits, 41 (1): 146-151 (2006)A 2× load/store pipe for a low-power 1-GHz embedded processor., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 38 (11): 1857-1865 (2003)Fuzzy logic image processing., , и . Int. J. Knowl. Eng. Data Min., 6 (3): 207-233 (2019)The application of optimal control methodology to nonlinear programming problems., и . Math. Program., 21 (1): 331-347 (1981)