Author of the publication

Systematic Application of Data Transfer and Storage Optimizing Code Transformations for Power Consumption and Execution Time Reduction in ACROPOLIS: A Pre-Compiler for Multimedia Applications.

, , , and . Des. Autom. Embed. Syst., 8 (1): 51-86 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A low-power and high-throughput implementation of the SHA-1 hash function., , , and . ISCAS (4), page 4086-4089. IEEE, (2005)Alternative Architectures for the 2-D DCT Algorithm., , , and . ISCAS, page 2156-2159. IEEE, (1995)Constraint optimization algorithms for digital image reconstruction from projections.. University of Southampton, UK, (1978)British Library, EThOS.Novel techniques for bus power consumption reduction in realizations of sum-of-product computation., , , and . IEEE Trans. Very Large Scale Integr. Syst., 7 (4): 492-497 (1999)A Partitioning Methodology for Accelerating Applications in Hybrid Reconfigurable Platforms, , , , and . CoRR, (2007)A fast and accurate delay dependent method for switching estimation of large combinational circuits., , , , and . J. Syst. Archit., 48 (4-5): 113-124 (2002)A Framework for Data Partitioning for C++ Data-Intensive Applications., , , , , , and . Des. Autom. Embed. Syst., 9 (2): 101-121 (2004)Mapping DSP Applications to a High-Performance Reconfigurable Coarse-Grain Data-Path., , , , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 868-873. Springer, (2004)Combined Application of Data Transfer and Storage Optimizing Transformations and Subword Parallelism Exploitation for Power Consumption and Execution Time Reduction in VLIW Multimedia Processors., , , and . VLSI Signal Processing, 37 (1): 53-73 (2004)Direct mapping of nested loops on piecewise regular processor arrays., , and . Algorithms and Parallel VLSI Architectures, page 145-150. Elsevier, (1991)