( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Optimal design to maximize efficiency of single-inductor multiple-output buck converters in discontinuous conduction mode for IoT applications.

, , , , и . ICICDT, стр. 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Teruko Takamiya

Makoto Yamamoto

Makoto Nakamura

Makoto Arai

Makoto Ida

 

Другие публикации лиц с тем же именем

A 100Mbps, 0.19mW asynchronous threshold detector with DC power-free pulse discrimination for impulse UWB receiver., , , , , , , и . ASP-DAC, стр. 97-98. IEEE, (2009)A 120-mV input, fully integrated dual-mode charge pump in 65-nm CMOS for thermoelectric energy harvester., , , , , , и . ASP-DAC, стр. 469-470. IEEE, (2012)Interventional placement of thin coil shaped implants powered wirelessly for monitoring vital signals and controlling abnormal activities by electro-stimulation., , и . EMBC, стр. 3035-3038. IEEE, (2016)Buck converter with higher than 87% efficiency over 500nA to 20mA load current range for IoT sensor nodes by Clocked Hysteresis Control., , и . CICC, стр. 1-4. IEEE, (2017)Expected vectorless Teacher-Student Swap (TSS) test method with dual power supply voltages for 0.3V homogeneous multi-core LSI's., , , и . CICC, стр. 137-140. IEEE, (2008)Increase of crosstalk noise due to imbalanced threshold voltage between NMOS and PMOS in sub-threshold logic circuits., , , , , и . CICC, стр. 1-4. IEEE, (2012)0.5-V Input Digital Low-Dropout Regulator (LDO) with 98.7% Current Efficiency in 65 nm CMOS., , , , , , , и . IEICE Trans. Electron., 94-C (6): 938-944 (2011)A 315 MHz Power-Gated Ultra Low Power Transceiver in 40 nm CMOS for Wireless Sensor Network., , и . IEICE Trans. Electron., 95-C (6): 1035-1041 (2012)16.4 Energy-autonomous fever alarm armband integrating fully flexible solar cells, piezoelectric speaker, temperature detector, and 12V organic complementary FET circuits., , , , , , , , и . ISSCC, стр. 1-3. IEEE, (2015)A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates., , , , , , и . DAC, стр. 984-989. ACM, (2011)