( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Exploiting hyperbolic functions to increase linearity in low-voltage floating-gate transconductance amplifiers.

, , , , и . ISCAS (1), стр. 345-348. IEEE, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Mats Paulsson

Mats Noges

Mats Sjöberg

Mats Rydström

Mats Tegeman

 

Другие публикации лиц с тем же именем

Extreme low-voltage floating-gate CMOS transconductance amplifier., , , , и . ISCAS (1), стр. 37-40. IEEE, (2001)Exploiting hyperbolic functions to increase linearity in low-voltage floating-gate transconductance amplifiers., , , , и . ISCAS (1), стр. 345-348. IEEE, (2003)Exploiting sinh and tanh shaped ultra low-voltage floating-gate transconductance amplifiers to reduce harmonic distortion., , , и . ISCAS (4), стр. 838-841. IEEE, (2001)A novel floating-gate binary signal to multiple-valued signal converter for multiple-valued CMOS logic., , , , и . ICECS, стр. 579-582. IEEE, (2002)Novel recharge semi-floating-gate CMOS logic for multiple-valued systems., , , и . ISCAS (5), стр. 193-196. IEEE, (2003)Neuromorphic analog communication., , , и . ICNN, стр. 920-925. IEEE, (1996)A novel floating-gate multiple-valued signal to binary signal converter., , , и . ICECS, стр. 575-578. IEEE, (2002)A 0.3 V floating-gate differential amplifier input stage with tunable gain., , , , и . ICECS, стр. 413-416. IEEE, (2001)Delta-sigma modulators using frequency-modulated intermediate values., , , и . IEEE J. Solid State Circuits, 32 (1): 13-22 (1997)A novel floating-gate multiple-valued CMOS full-adder., , , , и . ISCAS (1), стр. 877-880. IEEE, (2002)