Author of the publication

Impact of multiple input switching on delay test under process variation.

, , and . VTS, page 87-92. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Impact of multiple input switching on delay test under process variation., , and . VTS, page 87-92. IEEE Computer Society, (2010)Discovering Interesting Plots in Production Yield Data Analytics., , , and . CoRR, (2018)On Efficiently Producing Quality Tests for Custom Circuits in PowerPCTM Microprocessors., and . J. Electron. Test., 16 (1-2): 121-130 (2000)Enhanced Symbolic Simulation for Functional Verification of Embedded Array Systems., , , , and . Des. Autom. Embed. Syst., 8 (2-3): 173-188 (2003)Module placement with boundary constraints using the sequence-pair representation., , , and . ASP-DAC, page 515-520. ACM, (2001)Data learning based diagnosis.. ASP-DAC, page 247-254. IEEE, (2010)Correlating system test Fmax with structural test Fmax and process monitoring measurements., , , and . ASP-DAC, page 419-424. IEEE, (2010)Multivariate outlier modeling for capturing customer returns - How simple it can be., , , and . IOLTS, page 164-169. IEEE, (2014)Novel test analysis to improve structural coverage - A commercial experiment., , , and . VLSI-DAT, page 1-4. IEEE, (2013)Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation., , and . DAC, page 534-537. ACM Press, (1998)