From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Post-Silicon Bug Localization in Processors Using Instruction Footprint Recording and Analysis (IFRA)., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (10): 1545-1558 (2009)BLoG: post-silicon bug localization in processors using bug localization graphs., , , и . DAC, стр. 368-373. ACM, (2010)Test Generation Methods for Utilization Improvement of Hardware-Accelerated Simulation Platforms., , , , , , , , и . IEEE Des. Test, 34 (1): 65-76 (2017)Robust System Design., , , , , , , , , и 4 other автор(ы). IPSJ Trans. Syst. LSI Des. Methodol., (2011)IFRA: Post-silicon bug localization in processors., и . HLDVT, стр. 154-159. IEEE Computer Society, (2009)IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors., и . DAC, стр. 373-378. ACM, (2008)Post-silicon bug localization for processors using IFRA., и . Commun. ACM, 53 (2): 106-113 (2010)QED: Quick Error Detection tests for effective post-silicon validation., , , , , , , , , и . ITC, стр. 154-163. IEEE Computer Society, (2010)Register pointer architecture for efficient embedded processors., , , , , и . DATE, стр. 600-605. EDA Consortium, San Jose, CA, USA, (2007)Comparative study of test generation methods for simulation accelerators., , , , , , , , и . DATE, стр. 321-324. ACM, (2015)