Author of the publication

Leakage Power Analysis of Multi-bit Adders Using Transistor Gate Length Increase.

, , and . CDES, page 61-66. CSREA Press, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Eratne, Savithra
add a person with the name Eratne, Savithra
 

Other publications of authors with the same name