( en | de | ru )

 

Disambiguation of "Usami, Kimiyoshi"

Author of the publication

copydeleteadd this publication to your clipboard
Power Gating for Ultra-low Leakage: Physics, Design, and Analysis.

, , and . DATE, ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kimiyoshi Matsumura

Yukihiko Usami

 

Other publications of authors with the same name

Nonvolatile power gating with MTJ based nonvolatile flip-flops for a microprocessor., and . NVMSA, page 1-6. IEEE, (2017)Delay modeling and static timing analysis for MTCMOS circuits., and . ASP-DAC, page 570-575. IEEE, (2006)An energy-efficient high-level synthesis algorithm incorporating interconnection delays and dynamic multiple supply voltages., , , , and . VLSI-DAT, page 1-4. IEEE, (2013)Energy Efficient Approximate Storing of Image Data for MTJ Based Non-Volatile Flip-Flops and MRAM., and . IEICE Trans. Electron., 104-C (7): 338-349 (2021)Geyser-2: The second prototype CPU with fine-grained run-time power gating., , , , , , , , , and 7 other author(s). ASP-DAC, page 87-88. IEEE, (2011)Overview on Low Power SoC Design Technology.. ASP-DAC, page 634-636. IEEE Computer Society, (2007)A fine-grain dynamic sleep control scheme in MIPS R3000., , , , , , , , , and 7 other author(s). ICCD, page 612-617. IEEE Computer Society, (2008)A 200mV Operable On-Chip Temperature Sensor for IoT Devices Powered by Energy Harvesters with Ultra-Low Output Voltage., , , , and . IoTaIS, page 65-71. IEEE, (2023)Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs., , , , , and . NOCS, page 61-68. IEEE Computer Society, (2010)Delay Modeling and Critical-Path Delay Calculation for MTCMOS Circuits., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (12): 3482-3490 (2006)