( en | de | ru )

 

Disambiguation of "Dutta, Arka"

Author of the publication

copydeleteadd this publication to your clipboard
Impact of gate metal work-function engineering for enhancement of subthreshold analog/RF performance of underlap dual material gate DG-FET.

, , , and . Microelectron. Reliab., 54 (12): 2717-2722 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Arka Genähr

Abir Arkawi

Fatma Müge Arkan

Ioanna Arka

Osman Bülent Arkan

 

Other publications of authors with the same name

Impact of temperature on linearity and harmonic distortion characteristics of underlapped FinFET., , , and . Microelectron. Reliab., (2016)Influence of channel length and high-K oxide thickness on subthreshold analog/RF performance of graded channel and gate stack DG-MOSFETs., , , , and . Microelectron. Reliab., (2016)Study of body and oxide thickness variation on analog and RF performance of underlap DG-MOSFETs., , , , and . Microelectron. Reliab., 54 (6-7): 1137-1142 (2014)Study on effect of back oxide thickness variation in FDSOI MOSFET on analogue circuit performance., , , and . IET Circuits Devices Syst., 10 (6): 497-503 (2016)Analysis of Harmonic distortion in asymmetric underlap DG-MOSFET with high-k spacer., , and . Microelectron. Reliab., 54 (6-7): 1125-1132 (2014)Low-power amplitude modulator for wireless application using underlap double-gate metal-oxide-semiconductor field-effect transistor., , , and . IET Circuits Devices Syst., 10 (3): 201-208 (2016)Down the Toxicity Rabbit Hole: Investigating PaLM 2 Guardrails., , , and . CoRR, (2023)Implementation of Low Power Programmable Flash ADC Using IDUDGMOSFET., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (7): 844-848 (2018)RF parameter extraction of underlap DG MOSFETs: a look up table based approach., , , , and . IET Circuits Devices Syst., 8 (6): 554-560 (2014)Circuit performance analysis of graded doping of channel of DGMOS with high-k gate stack for analogue and digital application., , , , and . IET Circuits Devices Syst., 13 (3): 337-343 (2019)