( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
0.5-V, 150-MHz, bulk-CMOS SRAM with suspended bit-line read scheme.

, , , , и . ESSCIRC, стр. 354-357. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yoko Suzuki

Shigenobu Suzuki

Seiichi Suzuki

Kazuyo Suzuki

Keiko Suzuki

 

Другие публикации лиц с тем же именем

A 13.8pJ/Access/Mbit SRAM with charge collector circuits for effective use of non-selected bit line charges., , , , , , и . VLSIC, стр. 60-61. IEEE, (2012)Simulating Marbling with Computer Graphics., , и . VIIP, стр. 208-213. ACTA Press, (2001)AtelierM: a physically based interactive system for creating traditional marbling textures., , и . GRAPHITE, стр. 79-86. ACM, (2003)A 40-nm 256-Kb 0.6-V operation half-select resilient 8T SRAM with sequential writing technique enabling 367-mV VDDmin reduction., , , , , , и . ISQED, стр. 489-492. IEEE, (2012)A Stable 2-Port SRAM Cell Design Against Simultaneously Read/Write-Disturbed Accesses., , , , и . IEEE J. Solid State Circuits, 43 (9): 2109-2119 (2008)Adaptive cancellation of gain and nonlinearity errors in pipelined ADCs., , , , , и . ISSCC, стр. 282-283. IEEE, (2013)Energy efficiency degradation caused by random variation in low-voltage SRAM and 26% energy reduction by Bitline Amplitude Limiting (BAL) scheme., , , и . A-SSCC, стр. 165-168. IEEE, (2011)60% Cycle time acceleration, 55% energy reduction, 32Kbit SRAM by auto-selective boost (ASB) scheme for slow memory cells in random variations., , , , , и . ESSCIRC, стр. 317-320. IEEE, (2012)Observation of gravitational waves from two neutron star-black hole coalescences, , , , , , , , , и 1592 other автор(ы). (2021)cite arxiv:2106.15163.A 40-nm 0.5-V 12.9-pJ/Access 8T SRAM using low-power disturb mitigation technique., , , , , , и . ASP-DAC, стр. 77-78. IEEE, (2013)