From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

FeRAM device and circuit technologies fully compatible with advanced CMOS., , , , , , , , , и 2 other автор(ы). CICC, стр. 171-178. IEEE, (2001)A 500-MHz 4-Mb CMOS pipeline-burst cache SRAM with point-to-point noise reduction coding I/O., , , , , , , , , и . IEEE J. Solid State Circuits, 32 (11): 1758-1765 (1997)NV-SRAM: a nonvolatile SRAM with backup ferroelectric capacitors., , , , , , , , , и . IEEE J. Solid State Circuits, 36 (3): 522-527 (2001)An ultrahigh-density high-speed loadless four-transistor SRAM macro with twisted bitline architecture and triple-well shield., , , , , , , , , и 2 other автор(ы). IEEE J. Solid State Circuits, 36 (3): 510-515 (2001)A 128-kb FeRAM macro for contact/contactless smart-card microcontrollers., , , , , , , , , и 3 other автор(ы). IEEE J. Solid State Circuits, 37 (8): 1073-1079 (2002)NV-SRAM: a nonvolatile SRAM with back-up ferroelectric capacitors., , , , , , , , , и . CICC, стр. 65-68. IEEE, (2000)A 1 ns, 1 W, 2.5 V, 32 Kb NTL-CMOS SRAM macro using a memory cell with PMOS access transistors., , , , , , , , , и . IEEE J. Solid State Circuits, 30 (11): 1196-1202 (ноября 1995)A 16-Mb 400-MHz loadless CMOS four-transistor SRAM macro., , , , , , , , , и 3 other автор(ы). IEEE J. Solid State Circuits, 35 (11): 1631-1640 (2000)A 6-ns, 1.5-V, 4-Mb BiCMOS SRAM., , , , , , , , и . IEEE J. Solid State Circuits, 31 (11): 1610-1617 (1996)An ultra-high-density high-speed loadless four-transistor SRAM macro with a dual-layered twisted bit-line and a triple-well shield., , , , , , , , , и 2 other автор(ы). CICC, стр. 283-286. IEEE, (2000)