From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Novel Double-Node-Upset-Tolerant Memory Cell Designs Through Radiation-Hardening-by-Design and Layout., , , , и . IEEE Trans. Reliability, 68 (1): 354-363 (2019)A Static Method for Analyzing Hotspot Distribution on the LSI., , , , и . ITC-Asia, стр. 73-78. IEEE, (2019)A Novel ATPG Method for Capture Power Reduction during Scan Testing., , , , , , и . IEICE Trans. Inf. Syst., 90-D (9): 1398-1405 (2007)A Study of Capture-Safe Test Generation Flow for At-Speed Testing., , , , , , , , , и 1 other автор(ы). IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 93-A (7): 1309-1318 (2010)A Capture-Safety Checking Metric Based on Transition-Time-Relation for At-Speed Scan Testing., , , , , , и . IEICE Trans. Inf. Syst., 96-D (9): 2003-2011 (2013)Distribution-Controlled X-Identification for Effective Reduction of Launch-Induced IR-Drop in At-Speed Scan Testing., , , , , , , , и . IEICE Trans. Inf. Syst., 94-D (6): 1216-1226 (2011)Design of a Triple-Node-Upset Self-Recoverable Latch for Aerospace Applications in Harsh Radiation Environments., , , , , , , и . IEEE Trans. Aerosp. Electron. Syst., 56 (2): 1163-1171 (2020)Turbo1500: Core-Based Design for Test and Diagnosis., , , , , , , , , и 5 other автор(ы). IEEE Des. Test Comput., 26 (1): 26-35 (2009)Quadruple Cross-Coupled Dual-Interlocked-Storage-Cells-Based Multiple-Node-Upset-Tolerant Latch Designs., , , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (3): 879-890 (2020)On estimation of NBTI-Induced delay degradation., , , , , и . European Test Symposium, стр. 107-111. IEEE Computer Society, (2010)