( en | de | ru )

 

Disambiguation of "Amagasaki, Motoki"

Author of the publication

copydeleteadd this publication to your clipboard
Evaluation of fault tolerant technique based on homogeneous FPGA architecture.

, , , , , and . VLSI-SoC, page 225-230. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Amagasaki, Motoki
add a person with the name Amagasaki, Motoki
 

Other publications of authors with the same name

A novel states recovery technique for the TMR softcore processor., , , , , and . FPL, page 543-546. IEEE, (2009)An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture., , , , and . Int. J. Reconfigurable Comput., (2008)A 3D FPGA Architecture to Realize Simple Die Stacking., , , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2015)A novel FPGA design framework with VLSI post-routing performance analysis (abstract only)., , , , , and . FPGA, page 271. ACM, (2013)Capabilities of Deep Learning Models on Learning Physical Relationships: Case of Rainfall-Runoff Modeling with LSTM., , , , , , and . CoRR, (2021)Improving the Soft-error Tolerability of a Soft-core Processor on., , , , and . J. Next Gener. Inf. Technol., 2 (3): 35-48 (2011)Image Search System Based on Feature Vectors of Convolutional Neural Network., , and . TENCON, page 934-939. IEEE, (2020)Evaluation of fault tolerant technique based on homogeneous FPGA architecture., , , , , and . VLSI-SoC, page 225-230. IEEE, (2012)An Easily Testable Routing Architecture and Efficient Test Technique., , , , and . FPL, page 291-294. IEEE Computer Society, (2011)A Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells., , , , , , , and . IEICE Trans. Electron., 94-C (4): 548-556 (2011)