Author of the publication

A Defect-Tolerant Reusable Network of DACs for Wafer-Scale Integration.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (2): 304-315 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Asynchronous Delta-Modulator Based A/D Converter for an Electronic System Prototyping Platform., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (6): 751-762 (2016)A multi-measurements RO-TDC implemented in a Xilinx field programmable gate array., , and . ISCAS, page 1-4. IEEE, (2017)A novel spatially configurable differential interface for an electronic system prototyping platform., , , and . Integr., (2016)Diagnosis algorithms for a reconfigurable and defect tolerant JTAG scan chain in large area integrated circuits., , and . Integr., (2018)Configurable Input-Output Power Pad for Wafer-Scale Microelectronic Systems., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (11): 2024-2033 (2013)Software rendering methods to display wafer scale integrated circuit dataset., , and . CCECE, page 1-4. IEEE, (2013)A configurable analog buffer dedicated to a wafer-scale prototyping platform of electronic systems., , and . LASCAS, page 1-4. IEEE, (2013)Acceleration of the Secure Hash Algorithm-256 (SHA-256) on an FPGA-CPU Cluster Using OpenCL., , and . ISCAS, page 1-5. IEEE, (2021)Ring-Oscillator-Based High Accuracy Low Complexity Multichannel Time-to-Digital Converter Architecture for Field-Programmable Gate Arrays., , and . IEEE Trans. Instrum. Meas., (2021)In-FPGA Instrumentation Framework for OpenCL-Based Designs., , and . IEEE Access, (2020)