From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanism., , , и . ISCAS (5), стр. 217-220. IEEE, (2004)A mixed-mode ESD protection circuit simulation-design methodology., , , , , , , и . IEEE J. Solid State Circuits, 38 (6): 995-1006 (2003)ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanism., , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (10): 1421-1428 (2004)ESDZapper: a new layout-level verification tool for finding critical discharging path under ESD stress., , , и . ASP-DAC, стр. 79-82. ACM Press, (2005)Bonding-pad-oriented on-chip ESD protection structures for ICs., , , , , , и . ISCAS (1), стр. 741-744. IEEE, (2003)A 3D mixed-mode ESD protection circuit simulation-design methodology., , , , , и . CICC, стр. 243-246. IEEE, (2004)A 5 GHz sub-harmonic direct down-conversion mixer for dual-band system in 0.35µm SiGe BiCMOS., , , , , и . ISCAS (5), стр. 4807-4810. IEEE, (2005)ESDExtractor: A new technology-independent CAD tool for arbitrary ESD protection device extraction., , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (10): 1362-1370 (2003)ESD protection design for RF integrated circuits: new challenges., , , , и . CICC, стр. 411-418. IEEE, (2002)Concept and extraction method of ESD-critical parameters for function-based layout-level ESD protection circuit design verification., , , , , , и . ASP-DAC, стр. 710-712. IEEE Computer Society, (2004)