( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Power-aware global signaling strategies.

, , , , , и . ISCAS (1), стр. 604-607. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Himanshu Raj

Himanshu Verma

Himanshu Tyagi

Himanshu Ghildiyal

Himanshu Patel

 

Другие публикации лиц с тем же именем

A 340 mV-to-0.9 V 20.2 Tb/s Source-Synchronous Hybrid Packet/Circuit-Switched 16 × 16 Network-on-Chip in 22 nm Tri-Gate CMOS., , , , , , , , , и . IEEE J. Solid State Circuits, 50 (1): 59-67 (2015)A 4-fJ/b Delay-Hardened Physically Unclonable Function Circuit With Selective Bit Destabilization in 14-nm Trigate CMOS., , , , , , , , , и . IEEE J. Solid State Circuits, 52 (4): 940-949 (2017)Power-aware global signaling strategies., , , , , и . ISCAS (1), стр. 604-607. IEEE, (2005)Active shielding of RLC global interconnects., , и . Timing Issues in the Specification and Synthesis of Digital Systems, стр. 98-104. ACM, (2002)High-Performance On-Chip Interconnect Circuit Technologies for sub-65nm CMOS.. SoCC, стр. 324. IEEE, (2005)DVS for On-Chip Bus Designs Based on Timing Error Correction, , , , и . CoRR, (2007)A 2.9Tb/s 8W 64-core circuit-switched network-on-chip in 45nm CMOS., , , , и . ESSCIRC, стр. 182-185. IEEE, (2008)Clock net optimization using active shielding., , и . ESSCIRC, стр. 265-268. IEEE, (2003)A novel buffer circuit for energy efficient signaling in dual-VDD systems., и . ACM Great Lakes Symposium on VLSI, стр. 462-467. ACM, (2005)16.2 A 0.19pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS., , , , , , , , , и . ISSCC, стр. 278-279. IEEE, (2014)