Author of the publication

Practical methodology of post-layout gate sizing for 15% more power saving.

, , and . ASP-DAC, page 434-437. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 107pJ/b 100kb/s 0.18μm Capacitive-Coupling Transceiver for Printable Communication Sheet., , , , , , , , and . ISSCC, page 292-293. IEEE, (2008)Wireless power transfer to stacked modules for IoT sensor nodes., , , , and . ISOCC, page 59-60. IEEE, (2017)Wearable sensor-based human activity recognition from environmental background sounds., and . J. Ambient Intell. Humaniz. Comput., 5 (1): 77-89 (2014)A Dynamic Offset Control Technique for Comparator Design in Scaled CMOS Technology., , , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 93-A (12): 2456-2462 (2010)A 1.2 Gbps Non-contact 3D-Stacked Inter-Chip Data Communications Technology., , , and . IEICE Trans. Electron., 89-C (3): 320-326 (2006)Constant Magnetic Field Scaling in Inductive-Coupling Data Link., , , and . IEICE Trans. Electron., 91-C (2): 200-205 (2008)Vertical Link On/Off Regulations for Inductive-Coupling Based Wireless 3-D NoCs., , , , and . IEICE Trans. Inf. Syst., 96-D (12): 2753-2764 (2013)A Study of Physical Design Guidelines in ThruChip Inductive Coupling Channel., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (12): 2584-2591 (2015)An Inductive-Coupling DC Voltage Transceiver for Highly Parallel Wafer-Level Testing., , , , , , , and . IEEE J. Solid State Circuits, 45 (10): 2057-2065 (2010)A 10-Bit 80-MS/s Decision-Select Successive Approximation TDC in 65-nm CMOS., , and . IEEE J. Solid State Circuits, 47 (5): 1232-1241 (2012)