Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 2.4GHz WLAN transceiver with fully-integrated highly-linear 1.8V 28.4dBm PA, 34dBm T/R switch, 240MS/s DAC, 320MS/s ADC, and DPLL in 32nm SoC CMOS., , , , , , , , , and 5 other author(s). VLSIC, page 76-77. IEEE, (2012)32nm x86 OS-compliant PC on-chip with dual-core Atom® processor and RF WiFi transceiver., , , , , , , , , and 13 other author(s). ISSCC, page 62-64. IEEE, (2012)A SAR-Assisted Two-Stage Pipeline ADC., and . IEEE J. Solid State Circuits, 46 (4): 859-869 (2011)A VTC/TDC-Assisted 4× Interleaved 3.8 GS/s 7b 6.0 mW SAR ADC With 13 GHz ERBW., , , , , , , , , and . IEEE J. Solid State Circuits, 58 (4): 972-982 (2023)A 12b 70MS/s SAR ADC with digital startup calibration in 14nm CMOS., , , and . VLSIC, page 62-. IEEE, (2015)A 32 nm SoC With Dual Core ATOM Processor and RF WiFi Transceiver., , , , , , , , , and 16 other author(s). IEEE J. Solid State Circuits, 48 (1): 91-103 (2013)A 12MHz/38.4MHz Fast Start-Up Crystal Oscillator using Impedance Guided Chirp Injection in 22nm FinFET CMOS., , , , , , , , , and 1 other author(s). CICC, page 1-2. IEEE, (2021)A Fully Integrated 160-Gb/s D-Band Transmitter Achieving 1.1-pJ/b Efficiency in 22-nm FinFET., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 57 (12): 3582-3598 (2022)A 14 b 23 MS/s 48 mW Resetting Sigma Delta ADC., and . IEEE Trans. Circuits Syst. I Regul. Pap., 58-I (6): 1167-1177 (2011)A 6.0mW 3.8GS/s 7b VTC/TDC-Assisted Interleaved SAR ADC with 13GHz ERBW., , , , , , , , , and . VLSI Technology and Circuits, page 170-171. IEEE, (2022)