( en | de | ru )

 

Disambiguation of "Shekhar, Sudip"

Author of the publication

copydeleteadd this publication to your clipboard
Strong injection locking of low-Q LC oscillators.

, , , , , , , and . CICC, page 699-702. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sudip Roy

Sudip Kundu

Shekhar Priyadarshi

Sumit Shekhar

Hemabh Shekhar

 

Other publications of authors with the same name

A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength., , , , , and . IEEE J. Solid State Circuits, 55 (9): 2597-2608 (2020)A 4-32 Gb/s Bidirectional Link With 3-Tap FFE/6-Tap DFE and Collaborative CDR in 22 nm CMOS., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 49 (12): 3079-3090 (2014)Optimum Conditions for Efficient Second-Harmonic Power Generation in mm-Wave Harmonic Oscillators., , , , , and . IEEE J. Solid State Circuits, 57 (7): 2130-2142 (2022)Strong injection locking of low-Q LC oscillators., , , , , , , and . CICC, page 699-702. IEEE, (2008)Session 2 - Wireline techniques for advanced modulation schemes., and . CICC, page 1. IEEE, (2017)A capacitor cross-coupled common-gate low-noise amplifier., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 52-II (12): 875-879 (2005)A Scalable 0.128-1 Tb/s, 0.8-2.6 pJ/bit, 64-Lane Parallel I/O in 32-nm CMOS., , , , , , , , , and . IEEE J. Solid State Circuits, 48 (12): 3229-3242 (2013)A Type-I Sub-Sampling PLL With a 100×100 µm2 Footprint and -255-dB FOM., , and . IEEE J. Solid State Circuits, 53 (12): 3553-3564 (2018)Wideband CMOS Amplifier Design: Time-Domain Considerations., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (7): 1781-1793 (2008)A Compact, Voltage-Mode Type-I PLL With Gain-Boosted Saturated PFD and Synchronous Peak Tracking Loop Filter., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (1): 43-53 (2019)