( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
CIT Brains KidSize Robot: RoboCup 2015 KidSize League Winner.

, , , , , , , , , , , , , , , , , , , , , , , , и . RoboCup, том 9513 из Lecture Notes in Computer Science, стр. 153-164. Springer, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Akira Hayashima

Akira Hori

Akira Satake

Akira Yasui

Akira Hayashima

 

Другие публикации лиц с тем же именем

Low-power embedded ReRAM technology for IoT applications., , , , , , , , , и 8 other автор(ы). VLSIC, стр. 108-. IEEE, (2015)A single-chip 2.4-Gb/s CMOS optical receiver IC with low substrate cross-talk preamplifier., , , , , и . IEEE J. Solid State Circuits, 33 (12): 2148-2153 (1998)A Novel Monitoring Method of RF Characteristics Variations for Sub-0.1μm MOSFETs with Precise Gate-resistance Model., , и . CICC, стр. 725-728. IEEE, (2006)CIT Brains KidSize Robot: RoboCup 2015 KidSize League Winner., , , , , , , , , и 15 other автор(ы). RoboCup, том 9513 из Lecture Notes in Computer Science, стр. 153-164. Springer, (2015)A 40Gb/s multi-data-rate CMOS transceiver chipset with SFI-5 interface for optical transmission systems., , , , , , , , , и 9 other автор(ы). ISSCC, стр. 358-359. IEEE, (2009)A Novel Variable Inductor Using a Bridge Circuit and Its Application to a 5-20 GHz Tunable LC-VCO., , , и . IEEE J. Solid State Circuits, 46 (4): 883-893 (2011)A redundant multivalued logic for a 10-Gb/s CMOS demultiplexer IC., , , и . IEEE J. Solid State Circuits, 38 (1): 107-113 (2003)0.18- μm CMOS 10-Gb/s multiplexer/demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation., , , , , , , , и . IEEE J. Solid State Circuits, 36 (6): 988-996 (2001)2.8-Gb/s 176-mW byte-interleaved and 3.0-Gb/s 118-mW bit-interleaved 8: 1 multiplexers with a 0.15-μm CMOS technology., , , , , , , , и . IEEE J. Solid State Circuits, 31 (12): 2024-2029 (1996)A 40 Gb/s Multi-Data-Rate CMOS Transmitter and Receiver Chipset With SFI-5 Interface for Optical Transmission Systems., , , , , , , , , и 9 other автор(ы). IEEE J. Solid State Circuits, 44 (12): 3568-3579 (2009)