( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
4×40 Gb/s 2 pJ/bit Optical RX with 8ns Power-on and CDR-Lock Time in 14nm CMOS.

, , , , , , , , , , , , , , , и . OFC, стр. 1-3. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Gregor Morfill

Geert Morf

Ulrich Morf

Heinrich Morf

Jan Morf

 

Другие публикации лиц с тем же именем

A 2.6 mW/Gbps 12.5 Gbps RX With 8-Tap Switched-Capacitor DFE in 32 nm CMOS., , , , , , , , , и 3 other автор(ы). IEEE J. Solid State Circuits, 47 (4): 897-910 (2012)Cryogenic Characterization and Modeling of 14 nm Bulk FinFET Technology., , , , , , , и . ESSCIRC, стр. 67-70. IEEE, (2021)A 24-to-72GS/s 8b time-interleaved SAR ADC with 2.0-to-3.3pJ/conversion and >30dB SNDR at nyquist in 14nm CMOS FinFET., , , , , , , , , и . ISSCC, стр. 358-360. IEEE, (2018)A 5.7mW/Gb/s 24-to-240Ω 1.6Gb/s thin-oxide DDR transmitter with 1.9-to-7.6V/ns clock-feathering slew-rate control in 22nm CMOS., , , , , , , , и . ISSCC, стр. 310-311. IEEE, (2013)23.6 A 30Gb/s 0.8pJ/b 14nm FinFET receiver data-path., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 408-409. IEEE, (2016)Design Techniques for High-Speed Multi-Level Viterbi Detectors and Trellis-Coded-Modulation Decoders., , , , , , , , , и 3 other автор(ы). IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (10): 3529-3542 (2018)A 60-Gb/s 1.9-pJ/bit NRZ Optical Receiver With Low-Latency Digital CDR in 14-nm CMOS FinFET., , , , , , , , , и 7 other автор(ы). IEEE J. Solid State Circuits, 53 (4): 1227-1237 (2018)A 100-mW 4×10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects., , , , , , , , и . IEEE J. Solid State Circuits, 40 (12): 2667-2679 (2005)A 64-Gb/s 1.4-pJ/b NRZ Optical Receiver Data-Path in 14-nm CMOS FinFET., , , , , , , , , и 7 other автор(ы). IEEE J. Solid State Circuits, 52 (12): 3458-3473 (2017)22.1 A 90GS/s 8b 667mW 64× interleaved SAR ADC in 32nm digital SOI CMOS., , , , , , , , , и . ISSCC, стр. 378-379. IEEE, (2014)