Author of the publication

Compact One-Transistor-N-RRAM Array Architecture for Advanced CMOS Technology.

, and . IEEE J. Solid State Circuits, 50 (5): 1299-1309 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

24.2 A 2.5GHz 7.7TOPS/W switched-capacitor matrix multiplier with co-designed local memory in 40nm., and . ISSCC, page 418-419. IEEE, (2016)Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory., , , , and . ISSCC, page 406-408. IEEE, (2012)Analysis and Design of a Passive Switched-Capacitor Matrix Multiplier for Approximate Computing., and . CoRR, (2016)Impact of III-V and Ge Devices on Circuit Performance., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (7): 1189-1200 (2013)Deep COVID DeteCT: an international experience on COVID-19 lung detection and prognosis using chest CT., , , , , , , , , and 19 other author(s). npj Digit. Medicine, (2021)Exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design., , , , , and . IEEE J. Solid State Circuits, 36 (10): 1480-1488 (2001)Design Strategy of On-Chip Inductors for Highly Integrated RF Systems., and . DAC, page 982-987. ACM Press, (1999)Effect of Wordline/Bitline Scaling on the Performance, Energy Consumption, and Reliability of Cross-Point Memory Array., , , and . JETC, 9 (1): 9:1-9:14 (2013)Reduction of Inductive Crosstalk Using Quadrupole Inductors., , , and . IEEE J. Solid State Circuits, 44 (6): 1756-1764 (2009)Optimization of Driver Preemphasis for On-Chip Interconnects., and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (9): 2033-2041 (2009)