( en | de | ru )

 

Disambiguation of "Sueyoshi, Toshinori"

Author of the publication

copydeleteadd this publication to your clipboard
An Anomaly Detection System Based on Chi-Square Method with Dynamic BIN Algorithm.

, , , and . BWCCA, page 549-554. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Toshinori Kuwahara

 

Other publications of authors with the same name

A 3D FPGA Architecture to Realize Simple Die Stacking., , , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2015)A novel FPGA design framework with VLSI post-routing performance analysis (abstract only)., , , , , and . FPGA, page 271. ACM, (2013)Basic Knowledge to Understand FPGAs.. Principles and Structures of FPGAs, Springer, (2018)A novel states recovery technique for the TMR softcore processor., , , , , and . FPL, page 543-546. IEEE, (2009)Improving the Soft-error Tolerability of a Soft-core Processor on., , , , and . J. Next Gener. Inf. Technol., 2 (3): 35-48 (2011)KITE microprocessor and CAE for computer science., , and . Syst. Comput. Jpn., 33 (8): 64-74 (2002)An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture., , , , and . Int. J. Reconfigurable Comput., (2008)The Kyushu University reconfigurable parallel processor: design of memory and intercommunicaiton architectures., , , , and . ICS, page 351-360. ACM, (1989)Evaluation of fault tolerant technique based on homogeneous FPGA architecture., , , , , and . VLSI-SoC, page 225-230. IEEE, (2012)An Easily Testable Routing Architecture and Efficient Test Technique., , , , and . FPL, page 291-294. IEEE Computer Society, (2011)