Author of the publication

Progressive DNN Compression: A Key to Achieve Ultra-High Weight Pruning and Quantization Rates using ADMM.

, , , , , , , , , , , , , and . CoRR, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Register allocation for hybrid register architecture in nonvolatile processors., , , , , and . ISCAS, page 1050-1053. IEEE, (2014)An 8b 0.8kS/s configurable VCO-based ADC using oxide TFTs with Inkjet printing interconnection., , , , , , , and . ISCAS, page 1-4. IEEE, (2017)Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture., , , , , , and . DAC, page 80:1-80:6. ACM, (2017)Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration., , , , , , and . DAC, page 126:1-126:6. ACM, (2015)Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor., , , , , and . DAC, page 184:1-184:6. ACM, (2015)Lightweight Precision-Adaptive Time Synchronization in Wireless Sensor Networks., , , and . IEICE Trans. Commun., 93-B (9): 2299-2308 (2010)A Ferroelectric Nonvolatile Processor with 46 $$ s System-Level Wake-up Time and 14 $$ s Sleep Time for Energy Harvesting Applications., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (3): 596-607 (2017)GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing., , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (4): 640-653 (2019)STICKER: An Energy-Efficient Multi-Sparsity Compatible Accelerator for Convolutional Neural Networks in 65-nm CMOS., , , , , , , , and . IEEE J. Solid State Circuits, 55 (2): 465-477 (2020)Performance-centric register file design for GPUs using racetrack memory., , , , , , , and . ASP-DAC, page 25-30. IEEE, (2016)