( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
FastYield: variation-aware, layout-driven simultaneous binding and module selection for performance yield optimization.

, , и . ASP-DAC, стр. 61-66. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Liu Deming

Deming Sun

Deming Kong

Deming Kong

Chen Chen

 

Другие публикации лиц с тем же именем

Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNRFETs With Performance Analysis., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 650-663 (2016)Introduction.. ACM Trans. Reconfigurable Technol. Syst., 9 (4): 28:1-28:2 (2016)Performance-driven mapping for CPLD architectures., , , и . FPGA, стр. 39-47. ACM, (2001)Throughput-oriented kernel porting onto FPGAs., , , , и . DAC, стр. 11:1-11:10. ACM, (2013)C-Mine: Data Mining of Logic Common Cases for Low Power Synthesis of Better-Than-Worst-Case Designs., , и . DAC, стр. 205:1-205:6. ACM, (2014)Resource and data optimization for hardware implementation of deep neural networks targeting FPGA-based edge devices., , , и . SLIP@DAC, стр. 1:1-1:8. ACM, (2018)Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation., , , , , и . DAC, стр. 7:1-7:6. ACM, (2016)Optimality study of resource binding with multi-Vdds., , , и . DAC, стр. 580-585. ACM, (2006)A SPICE-compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation., , , , , и . DATE, стр. 1789-1794. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Fast large-scale optimal power flow analysis for smart grid through network reduction., и . ASP-DAC, стр. 373-378. IEEE, (2014)