( en | de | ru )

 

Disambiguation of "da Rosa Jr., Leomar S."

Author of the publication

copydeleteadd this publication to your clipboard
DAG based library-free technology mapping.

, , , , and . ACM Great Lakes Symposium on VLSI, page 293-298. ACM, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Catarina Caetano da Rosa

Foued Jrad

Da Liu

Da Wang

Robert Jr Cramer

 

Other publications of authors with the same name

Transistor Count Optimization in IG FinFET Network Design., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (9): 1483-1496 (2017)DAG based library-free technology mapping., , , , and . ACM Great Lakes Symposium on VLSI, page 293-298. ACM, (2007)Simple and accurate method for fast static currentestimation in cmos complex gates with interaction ofleakage mechanisms., , , , , and . ACM Great Lakes Symposium on VLSI, page 407-410. ACM, (2008)DRAPS: A Design Rule Aware Path Search Algorithm for Detailed Routing., , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (7): 1239-1243 (2020)Probabilistic Method for Reliability Estimation of SP- Networks considering Single Event Transient Faults., , , and . ICECS, page 357-360. IEEE, (2018)Area-Aware Design of Static CMOS Complex Gates., , , , and . NEWCAS, page 282-286. IEEE, (2018)Switch level optimization of digital CMOS gate networks., , , and . ISQED, page 324-329. IEEE Computer Society, (2009)Maximizing Side Channel Attack-Resistance and Energy-Efficiency of the STTL Combining Multi-Vt Transistors with Current and Capacitance Balancing., , , , , , , , and . ISCAS, page 1-5. IEEE, (2019)Optimizing cell area by applying an alternative transistor folding technique in an open source physical synthesis CAD tool., , , , , and . LASCAS, page 355-358. IEEE, (2016)SmartDR: Algorithms and Techniques for Fast Detailed Routing with Good Design Rule Handling., , and . ACM Trans. Design Autom. Electr. Syst., 26 (2): 9:1-9:38 (2021)