Author of the publication

A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers.

, , , , , , and . DAC, page 440-445. ACM, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Modeling FinFET metal gate stack resistance for 14nm node and beyond., , , , , , , , and . ICICDT, page 1-4. IEEE, (2015)A 400 μW 4.7-to-6.4GHz VCO under an Above-IC Inductor in 45nm CMOS., , , , and . ISSCC, page 536-537. IEEE, (2008)Advanced Planar Bulk and Multigate CMOS Technology: Analog-Circuit Benchmarking up to mm-Wave Frequencies., , , , , , , , , and 5 other author(s). ISSCC, page 528-529. IEEE, (2008)Flicker noise upconversion mechanisms in K-band CMOS VCOs., , , and . A-SSCC, page 1-4. IEEE, (2015)Low-power voltage-controlled oscillators in 90-nm CMOS using high-quality thin-film postprocessed inductors., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 40 (9): 1922-1931 (2005)A Single-Channel, 600-MS/s, 12-b, Ringamp-Based Pipelined ADC in 28-nm CMOS., , , , and . IEEE J. Solid State Circuits, 54 (2): 403-416 (2019)Digital circuit capacitance and switching analysis for ground bounce in ICs with a high-ohmic substrate., , , , , , , , and . IEEE J. Solid State Circuits, 39 (7): 1119-1130 (2004)Design and Analysis of a 140-GHz T/R Front-End Module in 22-nm FD-SOI CMOS., , , , and . IEEE J. Solid State Circuits, 57 (5): 1300-1313 (2022)Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients., , , , , , and . DAC, page 399-404. ACM, (2002)A CMOS IQ direct digital RF modulator with embedded RF FIR-based quantization noise filter., , , and . ESSCIRC, page 139-142. IEEE, (2011)