( en | de | ru )

 

Disambiguation of "Sakurai, Takayasu"

Author of the publication

copydeleteadd this publication to your clipboard
Highly Energy-Efficient SRAM With Hierarchical Bit Line Charge-Sharing Method Using Non-Selected Bit Line Charges.

, , , , , , and . IEEE J. Solid State Circuits, 48 (4): 924-931 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yoriko Sakurai

Kaneaki Sakurai

Takayasu Shimizu

Miriam Takayasu

 

Other publications of authors with the same name

A High-Speed Inductive-Coupling Link With Burst Transmission., , , , , and . IEEE J. Solid State Circuits, 44 (3): 947-955 (2009)A Charge-Domain Auto- and Cross-Correlation Based Data Synchronization Scheme With Power- and Area-Efficient PLL for Impulse Radio UWB Receiver., , and . IEEE J. Solid State Circuits, 46 (6): 1349-1359 (2011)Increase of Crosstalk Noise Due to Imbalanced Threshold Voltage Between nMOS and pMOS in Subthreshold Logic Circuits., , , , , and . IEEE J. Solid State Circuits, 48 (8): 1986-1994 (2013)Intermittent Resonant Clocking Enabling Power Reduction at Any Clock Frequency for Near/Sub-Threshold Logic Circuits., , , and . IEEE J. Solid State Circuits, 49 (2): 536-544 (2014)1.8 V Low-Transient-Energy Adaptive Program-Voltage Generator Based on Boost Converter for 3D-Integrated NAND Flash SSD., , , , , , and . IEEE J. Solid State Circuits, 46 (6): 1478-1487 (2011)A 100-V AC Energy Meter Integrating 20-V Organic CMOS Digital and Analog Circuits With a Floating Gate for Process Variation Compensation and a 100-V Organic pMOS Rectifier., , , , , , , , and . IEEE J. Solid State Circuits, 47 (1): 301-309 (2012)Crosstalk Countermeasures for High-Density Inductive-Coupling Channel Array., , and . IEEE J. Solid State Circuits, 42 (2): 410-421 (2007)An 11-nW CMOS Temperature-to-Digital Converter Utilizing Sub-Threshold Current at Sub-Thermal Drain Voltage., , , and . IEEE J. Solid State Circuits, 54 (3): 613-622 (2019)Reducing IR drop in 3D integration to less than 1/4 using Buck Converter on Top die (BCT) scheme., , , , , , , and . ISQED, page 210-215. IEEE, (2013)A 1.8V 30nJ adaptive program-voltage (20V) generator for 3D-integrated NAND flash SSD., , , , , , and . ISSCC, page 238-239. IEEE, (2009)