( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Variation-aware subthreshold logic circuit design.

, , , , , и . ASICON, стр. 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Toru Nomura

Masahiro Noguchi

Masahiro Ogawa

Yutaka Nomura

Masahiro Yoshida

 

Другие публикации лиц с тем же именем

A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates., , , , , , и . DAC, стр. 984-989. ACM, (2011)Natural Evolution Strategy for Unconstrained and Implicitly Constrained Problems with Ridge Structure., и . SSCI, стр. 1-7. IEEE, (2021)Warm Starting CMA-ES for Hyperparameter Optimization., , , , и . AAAI, стр. 9188-9196. AAAI Press, (2021)Increase of crosstalk noise due to imbalanced threshold voltage between NMOS and PMOS in sub-threshold logic circuits., , , , , и . CICC, стр. 1-4. IEEE, (2012)Efficient Hyperparameter Optimization under Multi-Source Covariate Shift., и . CIKM, стр. 1376-1385. ACM, (2021)CatCMA : Stochastic Optimization for Mixed-Category Problems., , , , и . GECCO, ACM, (2024)24% Power reduction by post-fabrication dual supply voltage control of 64 voltage domains in VDDmin limited ultra low voltage logic circuits., , , , , , , , , и 2 other автор(ы). ISQED, стр. 586-591. IEEE, (2012)13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with parity-based error prediction and detection (PEPD) and fully integrated digital LDO., , , , , , , и . ISSCC, стр. 486-488. IEEE, (2012)12.7-times energy efficiency increase of 16-bit integer unit by power supply voltage (VDD) scaling from 1.2v to 310mv enabled by contention-less flip-flops (CLFF) and separated VDD between flip-flops and combinational logics., , , , , , и . ISLPED, стр. 163-168. IEEE/ACM, (2011)Investigation of determinant factors of minimum operating voltage of logic gates in 65-nm CMOS., , , , , , и . ISLPED, стр. 21-26. IEEE/ACM, (2011)