From post

A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm2and 6T HBST-TRAM-Based 2D Data-Reuse Architecture.

, , , , , , , , , , , , и . ISSCC, стр. 138-140. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture., , , , , , и . DAC, стр. 80:1-80:6. ACM, (2017)Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor., , , , , и . DAC, стр. 184:1-184:6. ACM, (2015)Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration., , , , , , и . DAC, стр. 126:1-126:6. ACM, (2015)A hierarchical C2RTL framework for FIFO-connected stream applications., , , , , и . ASP-DAC, стр. 133-138. IEEE, (2012)A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops., , , , , , , , и . ESSCIRC, стр. 149-152. IEEE, (2012)Register allocation for hybrid register architecture in nonvolatile processors., , , , , и . ISCAS, стр. 1050-1053. IEEE, (2014)An 8b 0.8kS/s configurable VCO-based ADC using oxide TFTs with Inkjet printing interconnection., , , , , , , и . ISCAS, стр. 1-4. IEEE, (2017)A Ferroelectric Nonvolatile Processor with 46 $$ s System-Level Wake-up Time and 14 $$ s Sleep Time for Energy Harvesting Applications., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (3): 596-607 (2017)STICKER: An Energy-Efficient Multi-Sparsity Compatible Accelerator for Convolutional Neural Networks in 65-nm CMOS., , , , , , , , и . IEEE J. Solid State Circuits, 55 (2): 465-477 (2020)Performance-centric register file design for GPUs using racetrack memory., , , , , , , и . ASP-DAC, стр. 25-30. IEEE, (2016)