( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Ultra-wide voltage range designs in fully-depleted silicon-on-insulator FETs.

, , , , , , , , , , , , , , , , , , , и . DATE, стр. 613-618. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jean-Noël Quintin

Jean-Noel Marsat

Jean-Noël Martin

Jean-Philippe Kohl

Jean-Philippe Dubus

 

Другие публикации лиц с тем же именем

A nonlinear state-space approach to hysteresis identification., , , и . CoRR, (2016)High-Density 4T SRAM Bitcell in 14-nm 3-D CoolCube Technology Exploiting Assist Techniques., , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 25 (8): 2296-2306 (2017)Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM., , , , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 26 (12): 2599-2607 (2018)A 460 MHz at 397 mV, 2.6 GHz at 1.3 V, 32 bits VLIW DSP Embedding F MAX Tracking., , , , , , , , , и 7 other автор(ы). IEEE J. Solid State Circuits, 50 (1): 125-136 (2015)An Automated Design Methodology for Computational SRAM Dedicated to Highly Data-Centric Applications: Invited Paper., , , , , , , и . SLIP, стр. 4:1-4:7. ACM, (2022)Fine grain multi-VT co-integration methodology in UTBB FD-SOI technology., , , , , , и . VLSI-SoC, стр. 168-173. IEEE, (2013)Data-driven feedback linearisation using model predictive control., , , и . CoRR, (2022)Low-Overhead Implementation of Binarized Neural Networks Employing Robust 2T2R Resistive RAM Bridges., , , , , , , и . ESSCIRC, стр. 83-86. IEEE, (2021)Reconfigurable tiles of computing-in-memory SRAM architecture for scalable vectorization., , , , , , , и . ISLPED, стр. 121-126. ACM, (2020)Binary ReRAM-based BNN first-layer implementation., , , , , , , , и . DATE, стр. 1-6. IEEE, (2023)