From post

Using Launch-on-Capture for Testing BIST Designs Containing Synchronous and Asynchronous Clock Domains.

, , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (2): 299-312 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Turbo1500: Core-Based Design for Test and Diagnosis., , , , , , , , , и 5 other автор(ы). IEEE Des. Test Comput., 26 (1): 26-35 (2009)A Novel and Practical Control Scheme for Inter-Clock At-Speed Testing., , , , , и . ITC, стр. 1-10. IEEE Computer Society, (2006)On Optimizing Fault Coverage, Pattern Count, and ATPG Run Time Using a Hybrid Single-Capture Scheme for Testing Scan Designs., , , , , , , , , и . DFT, стр. 143-151. IEEE Computer Society, (2008)Hybrid Built-In Self-Test Architecture for Multi-port Static RAMs., , , , , , , и . DFT, стр. 331-339. IEEE Computer Society, (2010)Using Launch-on-Capture for Testing BIST Designs Containing Synchronous and Asynchronous Clock Domains., , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (2): 299-312 (2010)UltraScan: using time-division demultiplexing/multiplexing (TDDM/TDM) with VirtualScan for test cost reduction., , , , , , и . ITC, стр. 8. IEEE Computer Society, (2005)Practical Challenges in Logic BIST Implementation., , , , , , , и . ATS, стр. 265. IEEE Computer Society, (2008)VirtualScan: Test Compression Technology Using Combinational Logic and One-Pass ATPG., , , , , , и . IEEE Des. Test Comput., 25 (2): 122-130 (2008)Test compression and logic BIST at your fingertips., , , , и . ITC, стр. 2. IEEE Computer Society, (2005)Turbo1500: Toward Core-Based Design for Test and Diagnosis Using the IEEE 1500 Standard., , , , , , , , , и 6 other автор(ы). ITC, стр. 1-9. IEEE Computer Society, (2008)