( en | de | ru )

 

Disambiguation of "Kennedy, Joseph T."

Author of the publication

copydeleteadd this publication to your clipboard
26.2 A 205mW 32Gb/s 3-Tap FFE/6-tap DFE bidirectional serial link in 22nm CMOS.

, , , , , , , , , , , , , , , and . ISSCC, page 440-441. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Joseph T Lizier

Kevin Kennedy

Joel Kennedy

Fionnuala Kennedy

Elfi Kennedy

 

Other publications of authors with the same name

Strong Injection Locking in Low- Q LC Oscillators: Modeling and Application in a Forwarded-Clock I/O Receiver., , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (8): 1818-1829 (2009)A 3.6-Gb/s point-to-point heterogeneous-voltage-capable DRAM interface for capacity-scalable memory subsystems., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 40 (1): 233-244 (2005)8-Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation, and clock de-skew., , , , , , , and . IEEE J. Solid State Circuits, 40 (1): 80-88 (2005)A scalable 0.128-to-1Tb/s 0.8-to-2.6pJ/b 64-lane parallel I/O in 32nm CMOS., , , , , , , , , and . ISSCC, page 402-403. IEEE, (2013)A Scalable 5-15 Gbps, 14-75 mW Low-Power I/O Transceiver in 65 nm CMOS., , , , , , , and . IEEE J. Solid State Circuits, 43 (4): 1010-1019 (2008)A Scalable 0.128-1 Tb/s, 0.8-2.6 pJ/bit, 64-Lane Parallel I/O in 32-nm CMOS., , , , , , , , , and . IEEE J. Solid State Circuits, 48 (12): 3229-3242 (2013)A 4-32 Gb/s Bidirectional Link With 3-Tap FFE/6-Tap DFE and Collaborative CDR in 22 nm CMOS., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 49 (12): 3079-3090 (2014)Strong injection locking of low-Q LC oscillators., , , , , , , and . CICC, page 699-702. IEEE, (2008)A 20Gb/s Forwarded Clock Transceiver in 90nm CMOS B., , , , , , , and . ISSCC, page 263-272. IEEE, (2006)26.2 A 205mW 32Gb/s 3-Tap FFE/6-tap DFE bidirectional serial link in 22nm CMOS., , , , , , , , , and 6 other author(s). ISSCC, page 440-441. IEEE, (2014)