( en | de | ru )

 

Disambiguation of "Valls, Javier"

Author of the publication

copydeleteadd this publication to your clipboard
Model and Methodology to Characterize Phosphor-Based White LED Visible Light Communication Links.

, , , , and . Sensors, 23 (10): 4637 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Javier Valls

Alvaro Valls

Alvaro Valls

Javier Manero

Javier Papa

 

Other publications of authors with the same name

Improved Sliced Message Passing Architecture for High Throughput Decoding of LDPC Codes., , , and . J. Signal Process. Syst., 66 (2): 99-104 (2012)Modified Shuffled Based Architecture for High-Throughput Decoding of LDPC Codes., , , and . J. Signal Process. Syst., 68 (2): 139-149 (2012)Multiple-Vote Symbol-Flipping Decoder for Nonbinary LDPC Codes., , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (11): 2256-2267 (2014)FFT Spectrum Analyzer Project for Teaching Digital Signal Processing With FPGA Devices., , , , , and . IEEE Trans. Educ., 50 (3): 229-235 (2007)Reed-Solomon Decoder Based on a Modified ePIBMA for Low-Latency 100 Gbps Communication Systems., , , and . CSSP, 38 (4): 1793-1810 (2019)Efficient FPGA Hardware Reuse in a Multiplierless Decimation Chain., , and . Int. J. Reconfigurable Comput., (2014)50 Years of CORDIC: Algorithms, Architectures, and Applications., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (9): 1893-1907 (2009)Syndrome-Based Min-Sum vs OSD-0 Decoders: FPGA Implementation and Analysis for Quantum LDPC Codes., , , and . IEEE Access, (2021)Power analysis and estimation tool integrated with XPOWER., , , and . FPGA, page 259. ACM, (2004)Scheme for Reducing the Storage Requirements of FFT Twiddle Factors on FPGAs., , , and . VLSI Signal Processing, 47 (2): 183-187 (2007)