( en | de | ru )

 

Disambiguation of "Casper, Bryan"

Author of the publication

copydeleteadd this publication to your clipboard
A 60-GHz Transceiver and Baseband With Polarization MIMO in 28-nm CMOS.

, , , , , , , , , and . IEEE J. Solid State Circuits, 53 (12): 3613-3627 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Corinna Susanne Bryan

Agnes Bryan

Amanda Cordelia Bryant-Friedrich

Doreen Bryant

Bryan Hudson

 

Other publications of authors with the same name

A 4-32 Gb/s Bidirectional Link With 3-Tap FFE/6-Tap DFE and Collaborative CDR in 22 nm CMOS., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 49 (12): 3079-3090 (2014)Strong injection locking of low-Q LC oscillators., , , , , , , and . CICC, page 699-702. IEEE, (2008)An on-die all-digital delay measurement circuit with 250fs accuracy., , and . VLSIC, page 98-99. IEEE, (2012)A 60-GHz Transceiver and Baseband With Polarization MIMO in 28-nm CMOS., , , , , , , , , and . IEEE J. Solid State Circuits, 53 (12): 3613-3627 (2018)A Scalable 5-15 Gbps, 14-75 mW Low-Power I/O Transceiver in 65 nm CMOS., , , , , , , and . IEEE J. Solid State Circuits, 43 (4): 1010-1019 (2008)A Scalable 0.128-1 Tb/s, 0.8-2.6 pJ/bit, 64-Lane Parallel I/O in 32-nm CMOS., , , , , , , , , and . IEEE J. Solid State Circuits, 48 (12): 3229-3242 (2013)A 42.2Gb/s 4.3pJ/b 60GHz Digital Transmitter with 12b/Symbol Polarization MIMO., , , , , , and . ISSCC, page 172-174. IEEE, (2019)A 20Gb/s Forwarded Clock Transceiver in 90nm CMOS B., , , , , , , and . ISSCC, page 263-272. IEEE, (2006)26.2 A 205mW 32Gb/s 3-Tap FFE/6-tap DFE bidirectional serial link in 22nm CMOS., , , , , , , , , and 6 other author(s). ISSCC, page 440-441. IEEE, (2014)Strong Injection Locking in Low- Q LC Oscillators: Modeling and Application in a Forwarded-Clock I/O Receiver., , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (8): 1818-1829 (2009)