From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A 56-nm CMOS 99-mm2 8-Gb Multi-Level NAND Flash Memory With 10-MB/s Program Throughput., , , , , , , , , и 25 other автор(ы). IEEE J. Solid State Circuits, 42 (1): 219-232 (2007)A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput., , , , , , , , , и 25 other автор(ы). ISSCC, стр. 507-516. IEEE, (2006)A 19nm 112.8mm2 64Gb multi-level flash memory with 400Mb/s/pin 1.8V Toggle Mode interface., , , , , , , , , и 45 other автор(ы). ISSCC, стр. 422-424. IEEE, (2012)A 151mm2 64Gb MLC NAND flash memory in 24nm CMOS technology., , , , , , , , , и 32 other автор(ы). ISSCC, стр. 198-199. IEEE, (2011)A 151-mm2 64-Gb 2 Bit/Cell NAND Flash Memory in 24-nm CMOS Technology., , , , , , , , , и 32 other автор(ы). IEEE J. Solid State Circuits, 47 (1): 75-84 (2012)Reliability issues of flash memory cells., , , , и . Proc. IEEE, 81 (5): 776-788 (1993)A 120mm2 16Gb 4-MLC NAND Flash Memory with 43nm CMOS Technology., , , , , , , , , и 27 other автор(ы). ISSCC, стр. 430-431. IEEE, (2008)A compact on-chip ECC for low cost flash memories., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 32 (5): 662-669 (1997)An In-Flash Binary Neural Network Accelerator with SLC NAND Flash Array., , , , , , и . ISCAS, стр. 1-5. IEEE, (2020)TASTE: A Tool for Analog System Testability Evaluation., , и . ITC, стр. 829-838. IEEE Computer Society, (1988)