( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Bias temperature instability analysis in SRAM decoder.

, , , , и . ETS, стр. 1. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Raghavan Vallur

Praveen Konidala

Paurush Praveen

Sarada Raghavan

Raghavan Chinnadurai

 

Другие публикации лиц с тем же именем

Coarse-Grained Reconfigurable Array Architectures., , и . Handbook of Signal Processing Systems, Springer, (2013)Bias Temperature Instability analysis of FinFET based SRAM cells., , , , , , и . DATE, стр. 1-6. European Design and Automation Association, (2014)Resolving the memory bottleneck for single supply near-threshold computing., , , , , и . DATE, стр. 1-6. European Design and Automation Association, (2014)Dimensioning for power and performance under 10nm: The limits of FinFETs scaling., , , , , , , и . ICICDT, стр. 1-4. IEEE, (2015)Modeling FinFET metal gate stack resistance for 14nm node and beyond., , , , , , , , и . ICICDT, стр. 1-4. IEEE, (2015)Design of a Low Power Pre-synchronization ASIP for Multimode SDR Terminals., , , , , , и . SAMOS, том 4599 из Lecture Notes in Computer Science, стр. 322-332. Springer, (2007)A Customized Cross-Bar for Data-Shuffling in Domain-Specific SIMD Processors., , , , , , и . ARCS, том 4415 из Lecture Notes in Computer Science, стр. 57-68. Springer, (2007)An Efficient Memory Organization for High-ILP Inner Modem Baseband SDR Processors., , , , , , и . J. Signal Process. Syst., 61 (2): 157-179 (2010)Efficient Method to Generate an Energy Efficient Schedule Using Operation Shuffling., , , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (2): 604-612 (2008)A Novel Nondestructive Bit-Line Discharging Scheme for Deep Submicrometer STT-RAMs., , , и . IEEE Trans. Emerg. Top. Comput., 7 (2): 294-300 (2019)