( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 0.48V 0.57nJ/pixel video-recording SoC in 65nm CMOS.

, , , , , , , , , , , , , , , , , и . ISSCC, стр. 158-159. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yun-Chien Cheng

Chien-An Chen

Cheng-An Yang

An-Cheng Shiou

Chieh Chien

 

Другие публикации лиц с тем же именем

A 252Kgates/4.9Kbytes SRAM/71mW multistandard video decoder for high definition video applications., , , , и . ACM Trans. Design Autom. Electr. Syst., 14 (1): 17:1-17:17 (2009)A high throughput in-loop de-blocking filter supporting H.264/AVC BP/MP/HP video coding., , и . APCCAS, стр. 312-315. IEEE, (2008)A H.264/MPEG-2 dual mode video decoder chip supporting temporal/spatial scalable video., , , , , , , и . ASP-DAC, стр. 73-74. IEEE, (2011)A low-power management technique for high-performance domino circuits., , , , и . ASP-DAC, стр. 93-94. IEEE, (2011)A dynamic quality-scalable H.264 video encoder chip., , , , , , и . ASP-DAC, стр. 125-126. IEEE, (2009)High efficiency data access system architecture for deblocking filter supporting multiple video coding standards., , , , и . IEEE Trans. Consumer Electronics, 58 (2): 670-678 (2012)An inter-frame/inter-view cache architecture design for multi-view video decoders., , , , , и . APSIPA, стр. 1-4. IEEE, (2012)A 360-degree panoramic video system design., , , , и . VLSI-DAT, стр. 1-4. IEEE, (2014)A Dynamic Quality-scalable H.264 Video Encoder., , , , , , и . ISCAS, стр. 1932. IEEE, (2009)A Verification-Aware Design Methodology for Thread Pipelining Parallelization., , , и . IEICE Trans. Inf. Syst., 95-D (10): 2505-2513 (2012)